

```

1  File:  AN1810.PLD
2
3  This file contains the logic necessary for an EP1810 PLD to perform
4  address decoding and 8/16 bit data I/O interface an IDE hard disk
5  drive to the Coleco Adam computer as part of an ADAMnet controller.
6
7  Inputs:
8
9      A0-A3, A10, A11, A12, A14, A15 = 6803 address lines
10     D0-7   = 6803 data lines (bi directional)
11     DD0-7  = Disk Interface data lines (bi directional)
12     DD8-15 = Disk Interface data lines (bi directional)
13             Inputs to PLD are global via "pin feedback"
14             Outputs to drive are latched on write to upper byte port
15     DDL8-15= Disk drive upper byte latched to send on D0-7
16     ARSI   = ADAMnet reset to go to the 6803 (to be ORed with PORI)
17     PORI   = Power-On reset to go to the 6803 (to be ORed with ARSI)
18     E      = 6803 Output Clock
19     CLKU   = Clock to latch upper data byte to/from drive
20     ADAI   = ADAMnet serial data to 6803 (after decombining)
21
22  Outputs:
23
24     CS0    = Lower data byte enable (6803 <-> drive)
25     CS1    = Lower 8 I/O addresses selected on IDE I/F
26     CS3    = Upper 8 I/O addresses selected on IDE I/F
27     IOR    = Processor wants to read data from one of the IDE ports
28     IOW    = Processor wants to write data to one of the IDE ports
29     DRST   = Processor reset to IDE drive
30     PCE    = PROM Chip Enable
31     RWE    = RAM Write Enable
32     RCE    = RAM Chip Enable
33     ROE    = RAM (& PROM) Output Enable
34     CLKU   = Clock to latch upper data byte to/from drive
35     ADIO   = 6803 data to/from ADAMnet (bi directional)
36     ADAO   = 6803 data to ADAMnet (before combining)
37     ARSO   = ADAMnet reset to 6803 processor (PORI ORed with ARSI)
38
39  Address Map:
40
41     RAM    @ 0400H-07FFH (Write) and 1400H-17FFH (Read)
42     PROM   @ C000H-FFFFH (Read only)
43     IDE    @ 0801H-0808H and 080AH-080FH (Read) and
44             1801H-1808H and 180AH-180FH (Write)
45
46  Note:     Because of incomplete address decoding, these devices
47            also appear at other addresses within the map.
48
49
50            IDE Register Addresses
51            _____
52
53  Read:                                Write:
54
55  0800H = Not decoded                    1800H = Drive RESET
56  0801H = Error Register                  1801H = Write Precomp
57  0802H = Sector count                    1802H = Sector count
58  0803H = Sector number                   1803H = Sector number
59
60  0804H = Cylinder low byte                1804H = Cylinder low byte
61  0805H = Cylinder high byte               1805H = Cylinder high byte
62  0806H = Drive/head                       1806H = Drive/head
63  0807H = Status Register                  1807H = Command Register
64  0808H = Data Register Low                1808H = Data Register Low
65  0809H = Data Register High               1809H = Data Register High
66  080AH = Not Used                         180AH = Digital Output (FL)
67  080BH = Not Used                         180BH = Not Used
68  080CH = Main Status (FL)                 180CH = Main Status (FL)
69  080DH = Diskette data (FL)               180DH = Diskette data (FL)
70  080EH = Not Used                         180EH = Fixed Disk
71  080FH = Digital Input                    180FH = Diskette control

```

Address decoding:

Because the upper addresses are not completely decoded for each signal produced, the address ranges indicated are actually much larger than indicated (the signal will be produced at additional addresses within the map). For example, CLKU uses only 3 of the upper eight address lines to decode its range. The comment says that CLKU is produced at 08X8H, 28X8H, 48X8H, and 68X8H for read access and at 18X9H, 38X9H, 58X9H, and 78X9H for write. However, the response range for 08X8H is really 08 through 0F on the upper address lines. Likewise for the other occurrences.

Also, all of the lowest eight address lines are not used either. This means that the signal in question will occur at every 16 byte multiple of the address decoded. Therefore, using the CLKU example of above, the signal will be produced at 0808H, 0818H, 0828H, 0838H, 0848H, 0858H and so on through 08F8H (and because of the upper byte decoding, also at 0908H through 09F8H, and at 0AX8H, 0BX8H, 0CX8H, 0DX8H, 0EX8H, and 0FX8H).

This is the way that Coleco decoded its memory, so it should not be a problem, as long as the code does not read or write a memory address that produces an unwanted signal occurrence.

For 6803 to send 16 bit data:

First send upper byte to address 1809H and latch it into D8-D15 flip-flops with CLKU, but do not enable D0-7 drive/processor interface or D8-D15 FF outputs (also, do not send IOW)
Then send lower byte to address 1808H, enable D0-7 processor interface and D8-D15 flip-flop outputs (send IOW)

For 6803 to receive 16 bit data:

First read lower byte from address 1808H by sending IOR and enabling D0-7 drive/processor outputs (latch the upper byte into D0-D7 flip-flops with CLKU)
Then read the upper byte from address 1809H by enabling D0-D7 flip-flops; do not enable D0-7 drive/processor interface and do not send IOR

EP1810c

2: DD0, 3: DD1, 4: DD2, 5: DD3, 6: DDL8, 7: DDL9, 8: DDL10, 9: DDL11,
10: D0, 11: D1, 12: D2, 13: D3, 14: E, 15: DDEN, 16: PORI, 17: CLK1,
19: CLK2, 20: A1, 21: A2, 22: A3, 23: D4, 24: D5, 25: D6, 26: D7, 27: DD4,
28: DD5, 29: DD6, 30: DD7, 31: DDL12, 32: DDL13, 33: DDL14, 34: DDL15,
36: CS0, 37: CS1, 38: CS3, 39: DRST, 40: IOR, 41: IOW, 42: CLKU,
43: PCE, 44: DD8, 45: DD9, 46: DD10, 47: DD11, 48: A0, 49: A10,
50: A11, 51: CLK3, 53: CLK4, 54: A12, 55: A14, 56: A15, 57: DD12,

58: DD13, 59: DD14, 60: DD15, 61: RCE, 62: RWE, 63: ROE, 64: ARSI,
65: ADIO, 66: ADA0, 67: ARS0, 68: ADAI

Low: IOW, IOR, CS0, CS1, CS3, DRST, CLKU, RCE, RWE, ROE, PCE,
ARS0, ARSI, ADAI, ADA0

Configuration: "Pin feedback", D[0..7], DD[0..15], ADIO
Configuration: "Turbo: 1"

CLKU:

upper 8 data bit latch clock; responds to addresses:
08X8H, 28X8H, 48X8H, and 68X8H (read lower byte) and
18X9H, 38X9H, 58X9H, and 78X9H (write upper byte)

CLKU

= (A15' & A12' & A11 & A[3..0]==8H) | 0, 2, 4, 6
(A15' & A12 & A11 & A[3..0]==9H) | 1, 3, 5, 7

CS1:

IDE lower 8 registers; responds to address ranges:
08X1H-08X8H, 28X1H-28X8H, 48X1H-48X8H, 68X1H-68X8H, and
18X1H-18X8H, 38X1H-38X8H, 58X1H-58X8H, 78X1H-78X8H

CS1

= (A15' & A12' & A11 & A[3..0]>=1H & A[3..0]<=8H) | 0, 2, 4, 6
(A15' & A12 & A11 & A[3..0]>=1H & A[3..0]<=8H) | 1, 3, 5, 7

```

143
144 CS3:
145   IDE upper 8 registers; responds to address ranges:
146   08XAH-08XFH, 28XAH-28XFH, 48XAH-48XFH, 68XAH-68XFH, and
147   18XAH-18XFH, 38XAH-38XFH, 58XAH-58XFH, 78XAH-78XFH
148   CS3
149   = (A15' & A12' & A11 & A[3..0]>=0AH & A[3..0]<=0FH) | 0, 2, 4, 6
150   # (A15' & A12 & A11 & A[3..0]>=0AH & A[3..0]<=0FH) | 1, 3, 5, 7
151
152 DRST:
153   Drive RESET; issued for write to address 18X0H
154   | DRST = A15' & A12 & A11 & A[3..0]==0H | 1, 3, 5, 7
155
156 IOW:
157   IO Write signal to drive; issued for addresses 18X1H-18X8H
158   and 18XAH-18XFH (also decoded at MSB = 03, 05, and 07)
159   IOW
160   = (A15' & A12 & A11 & A[3..0]>=1H & A[3..0]<=8H) | 01H-08H
161   # (A15' & A12 & A11 & A[3..0]>=0AH & A[3..0]<=0FH) | 0AH-0FH
162
163 IOR:
164   IO Read signal to drive; issued for addresses 08X1H-08X8H
165   and 08XAH-08XFH (also decoded at MSB = 02, 04, and 06)
166   IOR
167   = (A15' & A12' & A11 & A[3..0]>=1H & A[3..0]<=8H) | 01H-08H
168   # (A15' & A12' & A11 & A[3..0]>=0AH & A[3..0]<=0FH) | 0AH-0FH
169
170 PCE:
171   PROM Chip Enable; address range C000H-FFFFH
172   | PCE = A14 & A15
173
174 RWE:
175   RAM Write Enable; address range 0400H-07FFH (Also responds
176   to 2400-27FF, 4400-47FF, 6400-67FF, 8400-87FF, & A400-A7FF)
177   | RWE = (E & A14' & A10 & A12') # (E & A15' & A10 & A12')
178
179 RCE:
180   RAM Chip Enable; address ranges 0400H-07FFH & 1400H-17FFH
181   (responds to 2nd and 4th quadrants in all upper byte ranges
182   from 00 through 0B)
183   | RCE = (A14' & A10) # (A15' & A10)
184
185 ROE:
186   RAM Output Enable (on every positive half of clock cycle)
187   | ROE = E
188
189 DO-7:
190   Processor data bits 0-7 or latched drive data bits 8-15
191   DO-7 outputs are enabled (via the conditioning statement)
192   whenever have an access to 0800H-0FFFH, 2800H-2FFFH,
193   4800H-4FFFH, or 6800H-6FFFH (Read IDE registers). The
194   data to be output depends on the address selected.
195   Conditioning: (A15' & A12' & A11) ?? D[0..7]
196   D0 = (DD0 & A15' & A12' & A11 & A[3..0]==8H)
197   # (DDL8 & A15' & A12' & A11 & A[3..0]==9H)
198   D1 = (DD1 & A15' & A12' & A11 & A[3..0]==8H)
199   # (DDL9 & A15' & A12' & A11 & A[3..0]==9H)
200   D2 = (DD2 & A15' & A12' & A11 & A[3..0]==8H)
201   # (DDL10 & A15' & A12' & A11 & A[3..0]==9H)
202   D3 = (DD3 & A15' & A12' & A11 & A[3..0]==8H)
203   # (DDL11 & A15' & A12' & A11 & A[3..0]==9H)
204   D4 = (DD4 & A15' & A12' & A11 & A[3..0]==8H)
205   # (DDL12 & A15' & A12' & A11 & A[3..0]==9H)
206   D5 = (DD5 & A15' & A12' & A11 & A[3..0]==8H)
207   # (DDL13 & A15' & A12' & A11 & A[3..0]==9H)
208   D6 = (DD6 & A15' & A12' & A11 & A[3..0]==8H)
209   # (DDL14 & A15' & A12' & A11 & A[3..0]==9H)
210   D7 = (DD7 & A15' & A12' & A11 & A[3..0]==8H)
211   # (DDL15 & A15' & A12' & A11 & A[3..0]==9H)
212
213 DD0-7:
214   Drive data bits 0-7; DD0-7 outputs are enabled (via the

```

AN1810.LST

```

215 conditioning statement and signal CS0) whenever we want
216 to write to the IDE registers by accessing 1800H-1FFFH,
217 3800H-3FFFH, 5800H-5FFFH, or 7800H-7FFFH (except register
218 XX09H, the upper byte data register).
219 CS0:
220 DD0-DD7 output enable; responds to address ranges:
221 1801H-1808H and 180AH-180FH (also upper byte = 03, 05,
222 and 07H).
223 | CS0 = (A15' & A12 & A11 & A[3..0]>=1H & A[3..0]<=8H)
224 | # (A15' & A12 & A11 & A[3..0]>=0AH & A[3..0]<=0FH)
225 | Condi ti oning: DDEN ?? DD[0..7] | DDEN connected to CS0 on PCB
226 | DD[0..7] = D[0..7]
227
228 | DDL[8..11] = dff(DD[8..11],CLK1) | D8-11 -> D0-3 FFs on CLKU
229 | DDL[12..15] = dff(DD[12..15],CLK2) | D12-15 -> D4-7 FFs on CLKU
230
231 DD8-15:
232 Drive data bits 8-15; outputs are enabled (via the
233 conditioning statement) when we output a data byte to
234 the lower byte (address 1808H). We assume that the
235 upper byte had been latched previously (by a write to
236 address 0809H).
237 | Condi ti oning: (A15' & A12 & A11 & A[3..0]==8H) ?? DD[8..15]
238 | DD[8..11] = dff(D[0..3],CLK3) | D0-3 -> DD8-11 FFs on CLKU
239 | DD[12..15] = dff(D[4..7],CLK4) | D4-7 -> DD12-15 FFs on CLKU
240
241 ADI0:
242 ADAMnet I/O line; ADA0 from the processor drives the net;
243 ADAI is the input to the processor from the net.
244 | Condi ti oning: ADA0' ?? ADI0 | ADA0 enables output: +5V or open
245 | ADI0 = ADA0' | ADI0=TS for ADA0=H, ADI0=H for ADA0=L
246 | ADAI = ADI0 | fed from ADAMnet I/O line; input to 6803
247
248 ARS0:
249 Processor RESET; driven by OR of ADAMnet RESET (ARSI) and
250 Power ON RESET (PORI)
251 | ARS0 = PORI # ARSI
252
253 | Si gnature: "ANETi de0"

```

RESOLVED EXPRESSIONS (Reduction 2)

Signal name	Row	Terms
CLKU	300	A1' A2' A3 A0' A11 A12' A15'
	301	A1' A2' A3 A0 A11 A12 A15'
CS1	250	A1' A2' A3 A0' A11 A15'
	251	A1 A3' A11 A15'
	252	A2 A3' A11 A15'
	253	A3' A0 A11 A15'
CS3	260	A1 A3 A11 A15'
	261	A2 A3 A11 A15'
DRST	270	A1' A2' A3' A0' A11 A12 A15'
IOW	290	A3' A0 A11 A12 A15'
	291	A3 A0' A11 A12 A15'
	292	A1 A11 A12 A15'
	293	A2 A11 A12 A15'
IOR	280	A3' A0 A11 A12' A15'
	281	A3 A0' A11 A12' A15'
	282	A1 A11 A12' A15'
	283	A2 A11 A12' A15'
PCE	310	A14 A15
RWE	410	E A10 A12' A14'

DDL11	70	DD11	
DDL12	200	DD12	
DDL13	210	DD13	
DDL14	220	DD14	
DDL15	230	DD15	
DD8	329 320	A1' A2' A3 A0' A11 A12 A15' D0	
DD9	339 330	A1' A2' A3 A0' A11 A12 A15' D1	
♀DD10	349 340	A1' A2' A3 A0' A11 A12 A15' D2	
DD11	359 350	A1' A2' A3 A0' A11 A12 A15' D3	
DD12	369 360	A1' A2' A3 A0' A11 A12 A15' D4	
DD13	379 370	A1' A2' A3 A0' A11 A12 A15' D5	
DD14	389 380	A1' A2' A3 A0' A11 A12 A15' D6	
DD15	399 390	A1' A2' A3 A0' A11 A12 A15' D7	
ADIO	449 440	ADAO' ADAO'	
ADAI	470	ADIO	
ARSO	460 461	PORI ARSI	

SIGNAL ASSIGNMENT

Pi n	Si gnal name	Col umn	Rows			Acti vi ty	
			-----	Beg	Avai l	Used	
2.	DD0	23	0	10	2	Hi gh	(Three-state)
3.	DD1	21	10	10	2	Hi gh	(Three-state)
4.	DD2	19	20	10	2	Hi gh	(Three-state)
5.	DD3	17	30	10	2	Hi gh	(Three-state)
6.	DDL8	15	40	10	1	Hi gh	(Regi stered)
7.	DDL9	13	50	10	1	Hi gh	(Regi stered)
8.	DDL10	11	60	10	1	Hi gh	(Regi stered)
9.	DDL11	9	70	10	1	Hi gh	(Regi stered)
10.	D0	47	80	10	3	Hi gh	(Three-state)
11.	D1	45	90	10	3	Hi gh	(Three-state)
12.	D2	43	100	10	3	Hi gh	(Three-state)
13.	D3	41	110	10	3	Hi gh	(Three-state)
14.	E	73	-	-	-	Hi gh	
15.	DDEN	71	-	-	-	Hi gh	
16.	PORI	69	-	-	-	Hi gh	
17.	CLK1	85	-	-	-	Hi gh	(Cl ock)
19.	CLK2	83	-	-	-	Hi gh	(Cl ock)
20.	A1	63	-	-	-	Hi gh	
21.	A2	65	-	-	-	Hi gh	
22.	A3	67	-	-	-	Hi gh	
23.	D4	33	120	10	3	Hi gh	(Three-state)
24.	D5	35	130	10	3	Hi gh	(Three-state)

AN1810. LST							
25.	D6	37	140	10	3	Hi gh	(Three-state)
26.	D7	39	150	10	3	Hi gh	(Three-state)
27.	DD4	9	160	10	2	Hi gh	(Three-state)
28.	DD5	11	170	10	2	Hi gh	(Three-state)
29.	DD6	13	180	10	2	Hi gh	(Three-state)
30.	DD7	15	190	10	2	Hi gh	(Three-state)
31.	DDL12	17	200	10	1	Hi gh	(Regi stered)
32.	DDL13	19	210	10	1	Hi gh	(Regi stered)
33.	DDL14	21	220	10	1	Hi gh	(Regi stered)
34.	DDL15	23	230	10	1	Hi gh	(Regi stered)
36.	CS0	22	240	10	4	Low	(Three-state)
37.	CS1	20	250	10	4	Low	(Three-state)
38.	CS3	18	260	10	2	Low	(Three-state)
39.	DRST	16	270	10	1	Low	(Three-state)
40.	I OR	14	280	10	4	Low	(Three-state)
41.	I OW	12	290	10	4	Low	(Three-state)
42.	CLKU	10	300	10	2	Low	(Three-state)
43.	PCE	8	310	10	1	Low	(Three-state)
44.	DD8	31	320	10	2	Hi gh	(Regi stered)
45.	DD9	29	330	10	2	Hi gh	(Regi stered)
46.	DD10	27	340	10	2	Hi gh	(Regi stered)
47.	DD11	25	350	10	2	Hi gh	(Regi stered)
48.	A0	61	-	-	-	Hi gh	
49.	A10	59	-	-	-	Hi gh	
50.	A11	57	-	-	-	Hi gh	
51.	CLK3	81	-	-	-	Hi gh	(Cl ock)
53.	CLK4	87	-	-	-	Hi gh	(Cl ock)
54.	A12	75	-	-	-	Hi gh	
55.	A14	77	-	-	-	Hi gh	
56.	A15	79	-	-	-	Hi gh	
57.	DD12	49	360	10	2	Hi gh	(Regi stered)
58.	DD13	51	370	10	2	Hi gh	(Regi stered)
59.	DD14	53	380	10	2	Hi gh	(Regi stered)
60.	DD15	55	390	10	2	Hi gh	(Regi stered)
61.	RCE	8	400	10	2	Low	(Three-state)
62.	RWE	10	410	10	2	Low	(Three-state)
63.	ROE	12	420	10	1	Low	(Three-state)
64.	ARSI	14	430	10	0	Low	(Three-state)
65.	ADI 0	17	440	10	2	Hi gh	(Three-state)
66.	ADA0	18	450	10	0	Low	(Three-state)
67.	ARSO	20	460	10	2	Low	(Three-state)
68.	ADAI	22	470	10	1	Low	(Three-state)
69.	-	7	80	10	0		(Three-state)
70.	-	5	90	10	0		(Three-state)
71.	-	3	100	10	0		(Three-state)
72.	-	1	110	10	0		(Three-state)
73.	-	1	120	10	0		(Three-state)
74.	-	3	130	10	0		(Three-state)
75.	-	5	140	10	0		(Three-state)
76.	-	7	150	10	0		(Three-state)
77.	-	7	320	10	0		(Three-state)
78.	-	5	330	10	0		(Three-state)
79.	-	3	340	10	0		(Three-state)
80.	-	1	350	10	0		(Three-state)
81.	-	1	360	10	0		(Three-state)
82.	-	3	370	10	0		(Three-state)
83.	-	5	380	10	0		(Three-state)
84.	-	7	390	10	0		(Three-state)
				----	----		
				640	96	(15%)	

I 200 No fatal errors found in source code.
I 201 No warni ngs.

OrCAD PLD-386
Type: EP1810c
*
QP68* QF42490* QV1024*
FO*

AN1810. LST

[illegible]

[illegible]

Page 9